

This listing of claims will replace all prior versions and listings of claims in the application.

LISTING OF CLAIMS

1-111. (Cancelled)

112. (Currently amended) A semiconductor structure comprising:
a layer structure including a uniform etch-stop layer having a doping level below 10^{18} atoms/cm³;

~~wherein said uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.~~

113. (Previously presented) The semiconductor structure of claim 112, wherein the uniform etch-stop layer is substantially relaxed.

114. (Previously presented) The semiconductor structure of claim 113, wherein the uniform etch-stop layer comprises $\text{Si}_{1-y}\text{Ge}_y$.

115. (Previously presented) The semiconductor structure of claim 114, wherein $y > 0.19$.

116. (Previously presented) The semiconductor structure of claim 113, wherein the uniform etch-stop layer comprises a silicon dioxide layer.

117. (Previously presented) The semiconductor structure of claim 113, wherein a surface of the uniform etch-stop layer is planarized.

118. (Currently amended) The semiconductor structure of claim 112, wherein the layer structure comprises a strained layer disposed over the uniform etch-stop layer.

119. (Previously presented) The semiconductor structure of claim 118, wherein the strained layer comprises $\text{Si}_{1-z}\text{Ge}_z$ and $0 \leq z < 1$.

120. (Previously presented) The semiconductor structure of claim 118, further comprising:
an insulator layer disposed over the layer structure.
121. (Previously presented) The semiconductor structure of claim 112, further comprising:
a handle wafer,
wherein the layer structure is bonded to the handle wafer.
122. (Previously presented) The structure of claim 121, wherein the handle wafer comprises an insulator.
123. (Previously presented) The semiconductor structure of claim 121, wherein the handle wafer comprises a material selected from the group consisting of silicon, glass, quartz, and silicon dioxide.
124. (Previously presented) The semiconductor structure of claim 123, wherein the handle wafer comprises a silicon dioxide layer.
125. (Previously presented) The semiconductor structure of claim 112, wherein the layer structure comprises a substantially relaxed layer.
126. (Previously presented) The semiconductor structure of claim 125, wherein the relaxed layer is graded.
127. (Previously presented) The semiconductor structure of claim 126, wherein the relaxed layer comprises $\text{Si}_{1-x}\text{Ge}_x$.
128. (Previously presented) The semiconductor structure of claim 127, wherein $x < 0.2$.
129. (Previously presented) The semiconductor structure of claim 128, wherein the uniform etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$ and $y > 0.19$.
130. (Previously presented) The semiconductor structure of claim 125, wherein the substantially relaxed layer is disposed over the uniform etch-stop layer.

131. (Previously presented) The semiconductor structure of claim 130, further comprising:
a semiconductor substrate disposed over the relaxed layer.
132. (Previously presented) The semiconductor structure of claim 125, wherein the substantially relaxed layer is disposed under the uniform etch-stop layer.
133. (Previously presented) The semiconductor structure of claim 132, wherein the layer structure comprises a first strained layer disposed over the uniform etch-stop layer.
134. (Previously presented) The semiconductor structure of claim 132, wherein the first strained layer comprises $\text{Si}_{1-z}\text{Ge}_z$ and $0 \leq z < 1$.
135. (Currently amended) A semiconductor structure, comprising:
a layer structure including a strained $\text{Si}_{1-z}\text{Ge}_z$ etch-stop layer, and
a handle wafer comprising an insulator, the layer structure being bonded to the handle wafer;
~~wherein $0 \leq z < 1$.~~
136. (Cancelled)
137. (Currently amended) The semiconductor structure of claim 135, wherein the layer structure includes a ~~substantially relaxed uniform etch-stop~~ $\text{Si}_{1-y}\text{Ge}_y$ layer disposed between ~~the strained $\text{Si}_{1-z}\text{Ge}_z$ etch-stop layer and the handle wafer is disposed over the uniform etch-stop layer, $0 \leq z < 1$, and the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.~~
- 138.–139. (Cancelled)
140. (Currently amended) ~~A~~ [[The]] semiconductor structure of claim 139, comprising
a layer structure including a strained $\text{Si}_{1-z}\text{Ge}_z$ layer, and
a handle wafer comprising an insulator, the layer structure being bonded to the handle wafer,

wherein $0 \leq z < 1$, the layer structure includes a substantially relaxed uniform etch-stop layer disposed over a substantially relaxed layer comprising graded $\text{Si}_{1-x}\text{Ge}_x$, the strained $\text{Si}_{1-z}\text{Ge}_z$ layer is disposed over the uniform etch-stop layer, and the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

141. (Currently amended) ~~A~~[[The]] semiconductor structure ~~of claim 139, further comprising~~
a layer structure including a strained $\text{Si}_{1-z}\text{Ge}_z$ layer,
a handle wafer comprising an insulator, the layer structure being bonded to the handle
wafer; and

an insulator layer disposed over the layer structure,
wherein $0 \leq z < 1$, the layer structure includes a substantially relaxed uniform etch-stop
layer disposed over a substantially relaxed layer, the strained $\text{Si}_{1-z}\text{Ge}_z$ layer is disposed over the
uniform etch-stop layer, and the uniform etch-stop layer has a relative etch rate which is less than
approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

142. (Presently amended) ~~A~~[[The]] semiconductor structure ~~of claim 139, further comprising~~
a layer structure including a strained $\text{Si}_{1-z}\text{Ge}_z$ layer, and
a handle wafer comprising an insulator, the layer structure being bonded to the handle
wafer; and

wherein $0 \leq z < 1$, the layer structure comprises a substantially relaxed uniform etch-stop
layer and substantially relaxed graded layer disposed over the substantially relaxed layer, the
strained $\text{Si}_{1-z}\text{Ge}_z$ layer is disposed over the uniform etch-stop layer, and the uniform etch-stop
layer has a relative etch rate which is less than approximately the relative etch rate of Si doped
with 7×10^{19} boron atoms/cm³.

143. (Previously presented) The semiconductor structure of claim 142, wherein the
substantially relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

144. (Currently amended) A semiconductor structure, comprising:

a layer structure including:

a uniform etch-stop layer; and

a strained etch-stop layer disposed over the uniform etch-stop layer, and

an insulator layer disposed over the layer structure;

~~wherein the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.~~

145. (Currently amended) The semiconductor structure of claim 144, wherein the uniform etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$.

146. (Currently amended) The semiconductor structure of claim 144, wherein the strained etch-stop layer comprises $\text{Si}_{1-z}\text{Ge}_z$ and $0 \leq z < 1$.

147. (Currently amended) A semiconductor structure, comprising:

a[[n]] strained-Si etch-stop layer; and

a substantially relaxed layer disposed over the etch-stop layer.

148.–149. (Cancelled)

150. (Previously presented) The semiconductor structure of claim 147, wherein the substantially relaxed layer comprises $\text{Si}_{1-w}\text{Ge}_w$.

151. (Previously presented) A semiconductor structure, comprising:

a first uniform etch-stop layer;

a second etch-stop layer disposed over the uniform etch-stop layer; and

a substantially relaxed layer disposed over the second etch-stop layer,

wherein the first uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

152. (Previously presented) The semiconductor structure of claim 151, wherein the first uniform etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$.

153. (Previously presented) The semiconductor structure of claim 151, wherein the second etch-stop layer comprises strained $\text{Si}_{1-z}\text{Ge}_z$.

154. (Previously presented) The structure of claim 153, wherein $0 \leq z < 1$.

155. (Currently amended) ~~A[[The]] semiconductor structure of claim 154, further comprising:~~
a first uniform etch-stop layer;
a second etch-stop layer disposed over the uniform etch-stop layer, the second etch-stop layer comprising Si; and
a substantially relaxed layer disposed over the second etch-stop layer,
wherein the first uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³[[z=0]].

156. (Previously presented) The semiconductor structure of claim 151, wherein the substantially relaxed layer comprises $\text{Si}_{1-w}\text{Ge}_w$.

157. (Previously presented) The semiconductor structure of claim 151, further comprising:
a handle wafer comprising an insulator,
wherein the substantially relaxed layer is bonded to the handle wafer.

158. (Previously presented) The semiconductor structure of claim 157, wherein the handle wafer comprises a material selected from the group consisting of silicon, glass, quartz, and silicon dioxide.

159. (Currently amended) ~~A[[The]] semiconductor structure of claim 157, further comprising:~~
a first uniform etch-stop layer;
a second etch-stop layer disposed over the uniform etch-stop layer;
a substantially relaxed layer disposed over the second etch-stop layer;
a substrate disposed over the relaxed layer; and
an insulator layer disposed over the ~~strained~~ substantially relaxed layer, between the relaxed layer and the substrate,

wherein the first uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

160. (Currently amended) ~~A~~[[The]] semiconductor structure ~~of claim 151, further comprising:~~
a first uniform etch-stop layer;

a second etch-stop layer disposed over the uniform etch-stop layer;

a substantially relaxed layer disposed over the second etch-stop layer; and

a substantially relaxed graded layer,

wherein the first uniform etch-stop layer is disposed over the graded layer and the first uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

161. (Previously presented) The semiconductor structure of claim 160, wherein the substantially relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

162. (Previously presented) The semiconductor structure of claim 160, further comprising:
a first substrate,

wherein the substantially relaxed graded layer is disposed on the first substrate.

163. (Currently amended) A method for forming a semiconductor structure, the method comprising:

forming a uniform etch-stop layer;

providing a handle wafer; and

bonding the uniform etch-stop layer directly to the handle wafer,

wherein said uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

164. (Previously presented) The method of claim 163, wherein the uniform etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$.

165. (Previously presented) The method of claim 163, further comprising:

planarizing a surface of the uniform etch-stop layer prior to bonding.

166. (Currently amended) ~~A~~[[The]] method of claim 163, further comprising:
forming a uniform etch-stop layer;
providing a handle wafer;
bonding the uniform etch-stop layer to the handle wafer; and
forming a substantially relaxed graded layer before forming the uniform etch-stop layer,
wherein the uniform etch-stop layer is formed over the substantially relaxed graded layer
and said uniform etch-stop layer has a relative etch rate which is less than approximately the
relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

167. (Previously presented) The method of claim 166, wherein the relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

168. (Previously presented) The method of claim 166, further comprising:
releasing the etch-stop layer by removing at least a portion of the graded layer.

169. (Previously presented) The method of claim 166, wherein releasing the etch-stop layer comprises a wet etch.

170. (Previously presented) The method of claim 166, further comprising:
providing a semiconductor substrate,
wherein the substantially relaxed graded layer is formed over the semiconductor substrate.

171. (Currently amended) A method for forming a semiconductor structure, the method comprising:

providing a first substrate; and

forming a layer structure over the first substrate by:

forming a uniform etch-stop layer over the first substrate, the uniform etch-stop layer having a doping level below 10^{18} atoms/cm³; and

~~forming a strained layer over the uniform etch-stop layer,
wherein the uniform etch-stop layer has a relative etch rate which is less than
approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.~~

172. (Previously presented) The method of claim 171, wherein the etch-stop layer comprises substantially relaxed Si_{1-y}Ge_y.

173. (Previously presented) The method of claim 171, wherein the strained layer comprises Si_{1-z}Ge_z and $0 \leq z < 1$.

174. (Previously presented) The method of claim 171, further comprising:
providing a second substrate comprising an insulator; and
bonding the layer structure to the second substrate.

175. (Previously presented) The method of claim 174, wherein the second substrate comprises a material selected from the group consisting of silicon, glass, quartz, and silicon dioxide.

176. (Previously presented) The method of claim 171, further comprising:
forming an insulator layer over the strained layer.

177. (Currently amended) A[[The]] method of claim 171, further comprising:
providing a first substrate;
forming a layer structure over the first substrate by:
forming a uniform etch-stop layer over the first substrate; and
forming a strained layer over the uniform etch-stop layer; and
releasing the strained layer by removing at least a portion of the uniform etch-stop layer,
wherein the uniform etch-stop layer has a relative etch rate which is less than
approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

178. (Previously presented) The method of claim 177, wherein releasing the strained layer comprises a wet etch.

179. (Previously presented) The method of claim 171, wherein forming the layer structure comprises forming a substantially relaxed graded layer and the uniform etch-stop layer is formed over the graded layer.

180. (Previously presented) The method of claim 179, wherein the graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

181. (Currently amended) ~~A~~[[The]] method of claim 179, further comprising:

providing a first substrate;

forming a layer structure over the first substrate by:

forming a substantially relaxed graded layer over the first substrate;

forming a uniform etch-stop layer over the graded layer;

forming a strained layer over the uniform etch-stop layer; and

releasing the strained layer by removing at least a portion of the graded layer and at least a portion of the uniform etch-stop layer,

wherein the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

182. (Previously presented) The method of claim 181, wherein releasing the strained layer comprises a wet etch.

183. (Currently amended) A method for forming a semiconductor structure, the method comprising:

forming a layer structure by forming a strained $\text{Si}_{1-z}\text{Ge}_z$ etch-stop layer, and

bonding the layer structure to a handle wafer comprising an insulator,

wherein $0 \leq z < 1$.

184. (Cancelled)

185. (Currently amended) The method of claim 183, wherein forming the layer structure comprises forming a uniform etch-stop layer, the strained $\text{Si}_{1-z}\text{Ge}_z$ etch-stop layer is formed over

the uniform etch-stop layer, and the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

186. (Previously presented) The method of claim 185, wherein the uniform etch-stop layer comprises substantially relaxed Si_{1-y}Ge_y.

187. (Previously presented) The method of claim 185, further comprising:
forming an insulator layer over the layer structure.

188. (Currently amended) ~~A~~[[The]] method for forming a semiconductor structure of claim 185, further the method comprising:
forming a layer structure by:
forming a uniform etch-stop layer; and
forming a strained Si_{1-z}Ge_z layer over the uniform etch-stop layer, and
bonding the layer structure to a handle wafer comprising an insulator; and
releasing the strained layer by removing at least a portion of the uniform etch-stop layer,
wherein $0 < z < 1$ and the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

189. (Previously presented) The method of claim 188, wherein releasing the strained layer comprises a wet etch.

190. (Currently amended) ~~A~~[[The]] method for forming a semiconductor structure of claim 185, the method comprising:
forming a layer structure by:
~~wherein forming the layer structure comprises forming a substantially relaxed~~
~~graded layer; and the~~
forming a uniform etch-stop layer is formed over the substantially graded layer;
and
forming a strained Si_{1-z}Ge_z layer over the uniform etch-stop layer, and

bonding the layer structure to a handle wafer comprising an insulator,
wherein $0 \leq z < 1$ and the uniform etch-stop layer has a relative etch rate which is less than
approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

191. (Previously presented) The method of claim 190, wherein the relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

192. (Previously presented) The method of claim 190, further comprising:
releasing the strained layer by removing at least a portion of the graded layer and at least a portion of the uniform etch-stop layer.

193. (Previously presented) The method of claim 192, wherein releasing the strained layer comprises a wet etch.

194. (Previously presented) The method of claim 190, further comprising:
forming an insulator layer over the layer structure.

195. (Previously presented) The method of claim 190, further comprising:
providing a substrate,
wherein the layer structure is formed over the substrate.

196. (Previously presented) The method of claim 195, further comprising:
releasing the strained layer by removing at least a portion of the substrate, at least a portion of the graded layer, and at least a portion of the uniform etch-stop layer.

197. (Previously presented) The method of claim 196, wherein releasing the strained layer comprises a wet etch.

198. (Currently amended) A method for forming a semiconductor structure, the method comprising:

forming a strained etch-stop layer; and

forming a substantially relaxed $\text{Si}_{1-w}\text{Ge}_w$ layer over the etch-stop layer, wherein $w>0$.

199. (Previously presented) The method of claim 198, wherein the etch-stop layer comprises $\text{Si}_{1-z}\text{Ge}_z$ and wherein $0 \leq z < 1$.

200. (Previously presented) The method of claim 199, wherein $z=0$.

201. (Previously presented) A method for forming a semiconductor structure, the method comprising:

forming a first uniform etch-stop layer;

forming a second etch-stop layer over the uniform etch-stop layer; and

forming a substantially relaxed layer over the second etch-stop layer,

wherein the first uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

202. (Previously presented) The method of claim 201, wherein the first etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$.

203. (Previously presented) The method of claim 201, wherein the second etch-stop layer comprises strained $\text{Si}_{1-z}\text{Ge}_z$ and $0 \leq z < 1$.

204. (Presently presented) The method of claim 203, wherein $z=0$.

205. (Previously presented) The method of claim 201, wherein the substantially relaxed layer comprises $\text{Si}_{1-w}\text{Ge}_w$.

206. (Previously presented) The method of claim 201, further comprising:
bonding the substantially relaxed layer to a substrate comprising an insulator.

207. (Previously presented) The method of claim 206, wherein the substrate comprises a material selected from the group consisting of silicon, glass, quartz, and silicon dioxide.

208. (Previously presented) The method of claim 206, further comprising:

releasing the second etch-stop layer by removing at least a portion of the first etch-stop layer.

209. (Previously presented) The method of claim 208, wherein releasing the second etch-stop layer comprises a wet etch.

210. (Previously presented) The method of claim 208, further comprising:
releasing the substantially relaxed layer by removing at least a portion of the second etch-stop layer.

211. (Previously presented) The method of claim 208, wherein releasing the substantially relaxed layer comprises a wet etch.

212. (Previously presented) The method of claim 201, further comprising:
forming a substantially relaxed graded layer,
wherein the first uniform etch-stop layer is formed on the graded layer.

213. (Previously presented) The method of claim 212, wherein the substantially relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

214. (Previously presented) The method of claim 212, further comprising:
bonding the substantially relaxed layer to a substrate comprising an insulator.

215. (Previously presented) The method of claim 212, further comprising:
releasing the first etch-stop layer by removing at least a portion of the relaxed graded layer.

216. (Previously presented) The method of claim 215,
wherein releasing the first etch-stop layer comprises a wet etch.

217. (Previously presented) The method of claim 215, further comprising:

releasing the second etch-stop layer by removing at least a portion of the first etch-stop layer.

218. (Previously presented) The method of claim 215, wherein releasing the second etch-stop layer comprises a wet etch.

219. (Previously presented) The method of claim 217, further comprising:
releasing the relaxed layer by removing at least a portion of the second etch-stop layer.

220. (Previously presented) The method of claim 219, wherein releasing the relaxed layer comprises a wet etch.

221. (Previously presented) The method of claim 201, further comprising:
providing a first substrate; and
forming a layer structure over the first substrate by:

forming a substantially relaxed graded layer over the first substrate;
wherein the first uniform etch-stop layer is formed over the graded layer, and the layer structure comprises the substantially relaxed graded layer, the first uniform etch-stop layer, the second etch-stop layer, and the substantially relaxed layer.

222. (Previously presented) The method of claim 221, wherein the substantially relaxed graded layer comprises $\text{Si}_{1-x}\text{Ge}_x$.

223. (Previously presented) The method of claim 221, wherein the first uniform etch-stop layer comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$, the second etch-stop layer comprises strained $\text{Si}_{1-z}\text{Ge}_z$, $0 \leq z < 1$, and the substantially relaxed layer comprises $\text{Si}_{1-w}\text{Ge}_w$.

224. (Previously presented) The method of claim 221, further comprising:
bonding the layer structure to a second substrate including an insulator.

225. (Previously presented) The method of claim 224, wherein the second substrate comprises a material selected from the group consisting of silicon, glass, quartz, and silicon dioxide.

226. (Previously presented) The method of claim 221, the method further comprising:
releasing the first etch-stop layer by removing at least a portion of the first substrate and
at least a portion of the graded layer; and
releasing the second etch-stop layer by removing at least a portion of the first etch-stop
layer.
227. (Previously presented) The method of claim 226, further comprising:
bonding the layer structure to a second substrate prior to releasing the first etch-stop layer.
228. (Previously presented) The method of claim 226, further comprising:
releasing at least a portion of the relaxed layer by removing at least a portion of the
second etch-stop layer.
229. (Previously presented) A method for forming a semiconductor structure, the method
comprising:
providing a first substrate;
forming a layer structure on the first substrate by:
forming a substantially relaxed graded layer on the first substrate; and
forming a uniform etch-stop layer on the graded layer; and
releasing the etch-stop layer by removing at least a portion of the substrate and at least a
portion of the graded layer,
wherein the uniform etch-stop layer of $\text{Si}_{1-y}\text{Ge}_y$ has a relative etch rate which is less than
approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.
230. (Previously presented) The method of claim 229, wherein the substantially relaxed graded
layer comprises $\text{Si}_{1-x}\text{Ge}_x$.
231. (Previously presented) The method of claim 229, wherein the uniform etch-stop layer
comprises substantially relaxed $\text{Si}_{1-y}\text{Ge}_y$.

232. (Previously presented) The method of claim 229, further comprising:
bonding the layer structure to a second substrate prior to releasing the etch-stop layer.
233. (New) The semiconductor structure of claim 112, wherein said uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³
234. (New) The semiconductor structure of claim 112, wherein the etch-stop layer comprises n-type dopants.
235. (New) The semiconductor structure of claim 112, wherein the etch-stop layer comprises p-type dopants and the doping level is below 4×10^{16} atoms/cm³.
236. (New) The semiconductor structure of claim 112, wherein the uniform etch-stop layer is undoped.
237. (New) A method for forming a semiconductor structure, the method comprising the steps of:
forming a MOSFET device having a channel on a substrate,
wherein the channel comprises a portion of a strained Si etch-stop layer.
238. (New) The semiconductor structure of claim 135, wherein the layer structure includes a Si_{1-y}Ge_y layer and the strained Si etch-stop layer is disposed between the Si_{1-y}Ge_y layer and the handle wafer.
239. (New) A method for forming a semiconductor structure, the method comprising:
forming a layer structure including a uniform etch-stop layer;
providing a handle wafer; and
bonding the layer structure directly to a handle wafer,
wherein said uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.

240. (New) The method of claim 171, wherein forming the layer structure further comprises:
forming a strained layer over the uniform etch-stop layer.

241. (New) The method of claim 171, wherein the uniform etch-stop layer has a relative etch rate which is less than approximately the relative etch rate of Si doped with 7×10^{19} boron atoms/cm³.